l Introduction
Since Mamdani's work [1] on fuzzy control, which was motivated by Zadeh's approach to inexact reaaoning, a lot of work has been reported in this research field so far. The basic idea of this approach was to incorporate the control knowhow of a skilled human operator by fuzzy sets and fuzzy rules. The FRs are combined by the fuzzy impäication and the compositional rule of inference.
The difficulty of the control know-how is due to their non-Hnear, time varying behaviour and the poor quality of the available measurements. Fuzzy logic replaces "true" and "false" with continuous membership values ranging frotn zero to one, which mirror natural language concepts. This allows to process linguistic concepts (adjectives, adverbs) like "small", "big", "near", or "approximately" in the control system. The main advance is to control processes which are too complex to be mathematically modelled in real time.
In the first fuzzy applications FC's are not optimized implemented on Standard microprocessors which are flexible, but these first implementations prevent high speed computing. The first approach to get higher performance was to build special microprocessors (RISCs, like FC-110, 80C166) with a special fuzzy instruction set. A much cheaper and faster approach in terms of processing and implementation time is to consider data dependencies and to implement an optimized Controller algorithm on a fast 32-bit RISC or Standard microprocessor [2] . In addition to the advantages of a FC a very high processing speed and low Hardware costs are necessary to achieve a wide acceptance. * This work is supported by the VW-Stiftung, Hai
In this paper we present an architecture of a general purpose FC and a prototype realization with 256 fuzzy rules, 4 inputs variables and l output variable (8 bit resolution). The regulär and modular structure of the Controller also tivates a VLSI implementation [3, 4, 5, 6, 7, 8] .
mo-2 Basic terms of Fuzzy Controller
The FC algorithrn is based on the generalized modus ponens inference rule [3] :
Premise:
A is true Implication:If A then B Conclusion: B is true The "crisp" propositions A and B are replaced by fuzzy functions. Fuzzy functions characterise and define fuzzy sets through Hi : U -< [0,1] with e i-> fti(e), so i -{(e,/ij(e))|e £ U,/ii(e)}. For fuzzy sets Zadeh [9] defines for e € U three important fuzzy operations:
A, B and C are fuzzy sets and U is the unjverse of discourse for e. These fundamental operations together with the set [0,1] forms a fuzzy algebra, so that any logic function can be build. Instead of/^(e) we only write A to denote the fuzzy set A. The Boolean algebra is a subset of the fuzzy algebra and can be implemented by replacing continuous functions with unit pulses. In difference to a conventional knowfedge based system, the premise of the rule is a value in [0,1] instead of {0,1}. The example [10] in Fig. l introduces the basic FC algorithin.
It shows three simple rules for charging batteries with two inputs dU (gradient of voltage), T (temperature) and one output I (current).
Rl: IF dU is negativ and T is normal THEN I is low R2: IF dU is positiv and T is high THEN I is low R3: IF dU is positiv and T is normal THEN I is high
The fuzzified inputs dU and T are simultaneously switched to all the rules to be compared with the stored premises (IF parts). Now the truth values af u , af for every subpremise are calculated by:
af 7 = 0.0 indicates that the input completely mismatches with the stored subpremise which leads to a complete noncontribution of rule l to the Output. a^u = 0.85 and aj -0-^5 in rule 2 generates a rule matching or truth value of Wj = 0.65, because the fuzzy logic conjunction "and" is interpreted äs the minimumof af 7 and aj (w» -min(af u , a?)). The conclusion of each rule is
Combined m/erence resuös. 
The described FC with binary input and output values is called BIOFAMs (Binary Input-Output Fuzzy Associative Memory) [11] or MIN-MAX algorithm [1] wjth the COG used äs defuzzification method.
The architecture
A typical FC consists of four different units:
-the fuzzy rule base, -the fuzzifier unit, -the inference unit, -the defuzzification unit.
Only parallel architectures can achieve the realtime requirements. First digital implementations (3] have a high flexibility but need a large amount of chip area because they störe the same membership functions several times. After an analyse of the applications, new architectures [5, 8] restrict the degree of overlab and the number of the membership functions. Figure 2 shows the basic structure of the architecture. The FC has a three stage pipeline and two different 
The rule base
The transfet function of a FC is supplied by the definitions in the fuzzy rule base.
This tule base connects the membership functions with the "crisp' 1 input vaiues and defines which membership function is activated. The storage capacity SR for n input and m Output variables with h membership functions per input/output variable is SR = pd(*)](m + n) (Tab. 1). Table 1 . Binary code (b) of a fuzzy tule base (a), n=3, m=l, k=8.
Rule 1: if A' ia A3 and B' is B4 and C' i Rule 2: if A' is A2 and B' is B4 and C' i
: C7 then X4 011 100 111 100 : C3 then X6 010 100 011 110
The Fuzzifier unit
In the fuzzifier unit the inputs are compared with the stored premises (IF parts) and the truth values are calculated for every subpremise. A simple and fast method to störe the premises (membership functions) is to use a RAM. Therefore, the input value is the address of the RAM blocks. Eichfeld et al. [5] described an optimized memory Organisation in which the membership functions get a binary number and the overlapped membership functions are stored in different RAMs (Fig. 3) . Three different memory blocks (two for the membership functions and one for the numbers) are required if only two neighbored membership functions overlap. A higher overlap degree requires one more memory block. The FPGA implementation allows the defmition of 8 different membership functions for each input/output variable with a resolution of 8 bit, which requires a storage capacity of SR = 2 * 256 * 8 + 2 * 256 * 2 = 5120 bit -640 bytes per input/output variable. If a higher resolution or more flexibility is demanded, e.g. for fuzzy processors, then a membership function generator [8] can be used. / \ 
Calculation of activated mies
As mentioned in chapter 2 the fuzzy togic conjunction "and" is interpreted äs the minimum Operation of the subpremises tr«th values a'. If the truth vaiue w of a fuzzy rule is greater than zero then the rule is activated and delivers a contribution to the Output value. The truth value uact for a fuzzy rule is stored in the register block with the MF number (Fig. 5) if uar.t is greater than the previous truth value upre for the MF (maximum Operation). Depending on the MF number, the multiplexer connects the truth value wpre back to the maximum circuit. After all rules are evaluated, the values of the first register block RegO .. . Reg? are transferred in the second register block RegO' ... Reg7' of the second pipeline stage.
Composition rule of inference
The MFs for the Output variables are organized similar to the MF for the input variables, so that the same memory organization is used. The inference algorithm limits the Output MF with the truth value w (/,' -{min(ui,x} \ x e /;}). Therefore, all membership values have to be computed to calculate the resulting MF (Fig. 6 ). An 8 bit counter generates the addresses for the odd and even memory blocks. Together with the membership value the binary number of the membership function is selected to address the register block with the truth value w. The minimum circuit limits the output membership function and the maximum circuit computes the compositional rule of inference. Different fuzzy 
Defuzzifier
To evaluate a "crisp" value (unit pulse) from the output membership fimction the COG has to be calculated (chap. 2). Therefore summation, multiplication and division operations have to be carried out. The concept of the repeated adder of Watanabe et al. [3] economises the multiplication Operation (Fig. 7) . The denorninator is simply the summation of the data stream from the inference stage. Since the numerator can be computed by repeatedly adding the denominator, all summation operations can be done in the second pipeline stage. The division Operation occurs in the third pipeline stage after the calculation of the numerator and denominator.
FPGA implementation
A prototype of the architecture with 4 inputs, I ouput and 256 rules is implemented on 2 FPGA (XC3090-100 PG84C, 320 CLBs [12] ), both using about 80% of the CLBs. The tule base and membership functions are stored in external RAMs (8 bit, 20ns). The fuzzy conjunction and the computation of activated tufes (Fig. 5) , together with minimum and maximum circuits (Fig. 6) , is placed on the first FPGA. The repeated adder is placed on the second FPGA together The third generation of LCA devices like the XILINX XC 4000 family can be considerably increase the performance of the described FC. By using the new devices the number of chips will also be reduced, so that the Controller can easily be placed on a single FPGA.
Conclusion
We have introduced an optimized fuzzy Controller (FC) architecture and its realization with field programmable gate arrays (FPGAs). In consideration of data dependencies and minor user restrictions by the definition of fuzzy tules (FR), it was possible to develop a high speed FPGA architecture. A prototype of the FC operates at 5MHz and needs 50^s (8 bit resolution) Operation time independent of the number of inputs/outputs with 256 fuzzy rules. Future research will focus on microelectronic VLSI realization of adaptive fuzzy Controllers [13] äs well äs different applications. 
